

# Digital Design Systems

Part 2

Logic Design


part 1

VHDL

الجزء الثاني

الجزء الأول

AND




1 if all input = 1

$$F = A \cdot B \cdot C$$

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1


OR







$$F = A + B + C$$

1 if any input = 1


Inverter (NOT)




A	$\bar{A}$
0	1
1	0



XOR



XNOR



1 if no. of input odd

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0

$$F = x \oplus y$$

1 if no. of input even

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1

$$F = x \odot y$$



Karnaugh map

$$F' = AC + A'C'$$

$$F = (A' + C')(A + C)$$

product of sum


product of max term (minis)

$$F = A'C + AC'$$

Sum of product

Sum of min term (minis)


$$F = C' + \bar{A}\bar{B} + \bar{A}\bar{D}$$



Adder

Half Adder

X	Y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S = X \oplus Y$$

$$C = XY$$




## Full Adder

X	y	z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = X \oplus y \oplus z$$

$$C = (X \oplus y) \cdot z + xy$$



Carry Delay =  $2n+2$  gate delay

Carry Delay =  $4$  gate delay (Carry look ahead)



Decoder $n$  inputs $2^n$  output


$x$	$y$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = m_0 = x'y'$$

$$D_1 = m_1 = x'y$$


$$D_2 = m_2 = xy'$$

$$D_3 = m_3 = xy$$

High  $E$  on  $E=1$ Low  $E$  on  $E=0$ Multi plexon

Mux

$S_1$	$S_0$	$Z$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



$$Z = I_0 m_0 + I_1 m_1 + I_2 m_2 + I_3 m_3$$